New four-phase generation circuits for low-voltage charge pumps
نویسندگان
چکیده
A new four-phase clock generator for the four-phase charge pumping circuits for very low supply voltages using 0.5pm double poly CMOS technology to generate high boosted voltages is presented. With the new clock generator, the ten-stage charge pump can efficiently pump to 9V at supply voltage of 1V.
منابع مشابه
MOS Charge Pumps for Low-Voltage Operation - Solid-State Circuits, IEEE Journal of
New MOS charge pumps utilizing the charge transfer switches (CTS’s) to direct charge flow and generate boosted output voltage are described. Using the internal boosted voltage to backward control the CTS of a previous stage yields charge pumps that are suitable for low-voltage operation. Applying dynamic control to the CTS’s can eliminate the reverse charge sharing phenomenon and further improv...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملCharge Pumps: An Overview
In this paper we review the genesis of charge pump circuits, their evolution and improvement in design and their importance in nonvolatile memory circuits, low-voltage analog building blocks and other applications.
متن کامل50V All-PMOS Charge Pumps Using Low-Voltage Capacitors
In this work, two high-voltage charge pumps are introduced. In order to minimize the area of the pumping capacitors, which dominates the overall area of the charge pump, high density capacitors have been utilized. Nonetheless, these high density capacitors suffer from low breakdown voltage which is not compatible with the targeted high voltage application. To circumvent the breakdown limitation...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کامل